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A hardware unit has been designed that
reduces the cost, in terms of performance
and power consumption, for implement-
ing N-modular redundancy (NMR) in a
multiprocessor device. The innovation
monitors transactions to memory, and cal-
culates a form of sumcheck on-the-fly,
thereby relieving the processors of calcu-
lating the sumcheck in software. 
This sumcheck could be calculated
using addition operations, or CRC-type
(cyclic redundancy check) operations —
whichever is most economical in terms of
die area and power consumption. In each
of the NMR systems, the sumcheck logic is
initialized at the start of a task (a well-de-
fined unit of work that will be performed
by each of the NMR systems), then cap-
tured and transmitted to the vote-taker at
the end of the task. The vote-taker com-
pares the sumchecks, determines if errors
have occurred, and what action, if any,
should be taken to correct the errors.  
The advantage over existing tech-
niques is that minimal logic is required
to implement the sumcheck unit, mini-
mal power is consumed by the sumcheck
unit when active, and the unit can have
a reduced power sleep mode when inac-
tive. Calculating a sumcheck for a task
using the sumcheck unit requires no ad-
ditional cycles, and so has lower latency
than calculating it as a post-task in the
processing unit.  
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ducing leakage power). When the fea-
ture size of the transistor is reduced, sup-
ply voltage (Vdd) and threshold voltage
(Vth) are also reduced accordingly; then,
the leakage current becomes a bigger
factor of the total power consumption.
To maintain low power consumption,
operation of electronics at sub-threshold
levels can be a potentially strong con-
tender; however, there are two obstacles
to be faced: more leakage current per
transistor will cause more leakage power
consumption, and slow response time
when the transistor is operated in weak
inversion region. 
To enable low power consumption
and yet obtain high performance, the
CMOS (complementary metal oxide
semiconductor) transistor as a basic ele-
ment is viewed and controlled as a four-
terminal device: source, drain, gate, and
body, as differentiated from the tradi-
tional approach with three terminals:
i.e., source and body, drain, and gate. 
This technique features multiple volt-
age sources to supply the dynamic con-
trol, and uses dynamic control to en-
able low-threshold voltage when the
channel (N or P) is active, for speed re-
sponse enhancement and high thresh-
old voltage, and when the transistor
channel (N or P) is inactive, to reduce
the leakage current for low-leakage
power consumption. 
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